<?xml version="1.0" encoding="utf-8"?>
<rss version="2.0" xml:base="http://dev.emcelettronica.com" xmlns:dc="http://purl.org/dc/elements/1.1/">
<channel>
 <title>PCI</title>
 <link>http://dev.emcelettronica.com/taxonomy/term/955</link>
 <description>The taxonomy view with a depth of 0.</description>
 <language>en</language>
<item>
 <title>AN10373 PCI Express PHY PCB Layout Guideline</title>
 <link>http://dev.emcelettronica.com/pcb/application_pci_express_phy_pcb_layout_guideline</link>
 <description>&lt;p&gt;&lt;a href=&quot;http://www.standardics.nxp.com/support/documents/interface/pdf/an10373.pdf&quot; title=&quot;PCB Layout Guideline&quot; target=&quot;_blank&quot;&gt;&lt;img src=&quot;/files/u4/an10373.jpg&quot; alt=&quot;PCB Layout Guideline&quot; align=&quot;left&quot; hspace=&quot;5&quot;/&gt;&lt;/a&gt;This document provides a practical guideline for incorporating the Philips Peripheral Component Interconnect (PCI) Express Physical (PHY) IC layout into a Printed Circuit Board (PCB) design. This document is composed of two main sections:&lt;br /&gt;
Section 2 provides guidelines for PCI Express lane connection for the PCB traces, vias and AC coupling capacitors, as well as add-in card edge finger considerations.&lt;br /&gt;
Section 3 describes the layout and termination of PXPIPE, which is Philips’ proposed interface between the PHY and the Media Access Control (MAC).&lt;br /&gt;
&lt;/ br&gt;&lt;br /&gt;
&lt;/ br&gt;&lt;br /&gt;
&lt;/ br&gt;&lt;br /&gt;
&lt;/ br&gt;&lt;br /&gt;
&lt;/ br&gt;&lt;br /&gt;
&lt;/ br&gt;&lt;br /&gt;
&lt;/ br&gt;&lt;/p&gt;
&lt;p&gt;&lt;a href=&quot;http://dev.emcelettronica.com/pcb/application_pci_express_phy_pcb_layout_guideline&quot;&gt;read more&lt;/a&gt;&lt;/p&gt;</description>
 <comments>http://dev.emcelettronica.com/pcb/application_pci_express_phy_pcb_layout_guideline#comments</comments>
 <category domain="http://dev.emcelettronica.com/taxonomy/term/1029">Layout Guideline</category>
 <category domain="http://dev.emcelettronica.com/taxonomy/term/955">PCI</category>
 <category domain="http://dev.emcelettronica.com/taxonomy/term/1034">PHY</category>
 <pubDate>Thu, 24 Jan 2008 12:40:17 +0100</pubDate>
 <dc:creator>Chris</dc:creator>
 <guid isPermaLink="false">51585 at http://dev.emcelettronica.com</guid>
</item>
<item>
 <title>PCI PCB Design Layout Guidelines</title>
 <link>http://dev.emcelettronica.com/pcb/application_pci_pcb_design</link>
 <description>&lt;p&gt;&lt;a href=&quot;http://www.cs.york.ac.uk/rtslab/demos/readme/docs/pdf/pci_b741x.pdf&quot; title=&quot;PCI PCB&quot; target=&quot;_blank&quot;&gt;&lt;img src=&quot;/files/u4/pci_b741x.jpg&quot; alt=&quot;PCI PCB&quot; align=&quot;left&quot; hspace=&quot;5&quot;/&gt;&lt;/a&gt; Careful attention must always be exercised when beginning the design and layout phase of any new printed circuit board. It is only through careful planning and the usage of good electrical design practices that long term product reliability maybe achieved. Careful attention to layout issues of EMI, cross-talk and decoupling will avoid engineering prototype development problems and feature production failures due to an &quot;on the edge&quot; design.&lt;br /&gt;
&lt;/ br&gt;&lt;br /&gt;
&lt;/ br&gt;&lt;br /&gt;
&lt;/ br&gt;&lt;br /&gt;
&lt;/ br&gt;&lt;br /&gt;
&lt;/ br&gt;&lt;br /&gt;
&lt;/ br&gt;&lt;br /&gt;
&lt;/ br&gt;&lt;/p&gt;
&lt;p&gt;&lt;a href=&quot;http://dev.emcelettronica.com/pcb/application_pci_pcb_design&quot;&gt;read more&lt;/a&gt;&lt;/p&gt;</description>
 <comments>http://dev.emcelettronica.com/pcb/application_pci_pcb_design#comments</comments>
 <category domain="http://dev.emcelettronica.com/taxonomy/term/1029">Layout Guideline</category>
 <category domain="http://dev.emcelettronica.com/taxonomy/term/955">PCI</category>
 <pubDate>Thu, 24 Jan 2008 10:57:25 +0100</pubDate>
 <dc:creator>Chris</dc:creator>
 <guid isPermaLink="false">51573 at http://dev.emcelettronica.com</guid>
</item>
</channel>
</rss>
