Spanish Italian
7893 Users - Online:

SUCKERmenu

PI6C110/PI6C110E Layout Guidelines

Submitted by Chris on January 24, 2008.

PCB Layout The PI6C110/110E is an integrated clock generator and SDRAM buffer, providing all the timing signals for the Intel Whitney 810/ 810E chipset. This brief provides the recommended connections for the PI6C110/110E clock generator to control EMI and to ensure
proper device performance. Many of the following techniques can be applied to a variety of high-speed clock designs.
Buy NOW (24h delivery)

Pericom Application Note download PDF








Who's new

  • ptxmac
  • hadibn
  • vitaliano66
  • TheXMan
  • kozirog1
  • Baldovino
  • jameslys
  • wicked

Who's online

There are currently 1 user and 81 guests online.

Online users

  • Ionela