fpga
Power Saving Design Techniques with Low Cost FPGAs 2/2
By Ionela Jun 29th, 2009
|
Here are some more I/O specific techniques for static consumption. Try reducing the switch capacitances and frequencies of I/Os, decouple I/Os when you're in the sleep mode. |
- Ionela's blog
- Add new comment
- Read more
- 560 reads
Power Saving Design Techniques with Low Cost FPGAs 1/2
By Ionela Jun 19th, 2009
|
This article provides an overview of the sources of FPGA power dissipation, design practices that can help reduce consumption and thus junction temperature, how to estimate and analyze power, and then some tips for managing a variety of power sources required for an FPGA implementation. |
- Ionela's blog
- Add new comment
- Read more
- 686 reads
The Right Tools for the Job
By Ionela Jun 4th, 2009
|
Programmable logic has now become a critical component for the design community, moving from the prototyping stage into general designs. |
- Ionela's blog
- 1 comment
- Read more
- 757 reads
Xilinx Demonstrates Next-Generation 100GE Interface at OFC/NFOEC Convention
By wordpainter Mar 30th, 2009
|
Xilinx announced that it will provide a live demonstration of its next-generation 100GE interface with best-in-class ecosystem support for core, metro, data center and access aggregation network applications. |
- wordpainter's blog
- Add new comment
- Read more
- 393 reads
How to Create Your Own Virtual Instrument [to monitor signals within the FPGA]
By Ionela Mar 9th, 2009
|
Unlike physical hardware, the equivalent logic circuitry embedded in an FPGA can’t be probed, tested and monitored in the conventional way. |
- Ionela's blog
- Add new comment
- Read more
- 4063 reads
Logic Analyzer Set-up
By Sherry_Ingram Jan 28th, 2009
|
The ultimate goal is to create a FPGA logic analyzer for the home. The system would include actual analyzer for a Spartan 3 FPGA and PC software for the user. |
- Sherry_Ingram's blog
- 1 comment
- Read more
- 1855 reads
Lattice SFI5 IP Core Now Available
By Ionela Jan 20th, 2009
|
Lattice Semiconductor launched the 40 Gbps SERDES Framer Interface, Level 5 (SFI5) Intellectual Property (IP) Core in the LatticeSC and LatticeSCM FPGA families. |
- Ionela's blog
- Add new comment
- Read more
- 443 reads




