Spanish Italian
17455 Users    

ADF4002

Very Low-Jitter Encoded Clocking for High Speed ADCs Using the ADF4002 PLL

By Ionela Apr 16th, 2009
Very Low-Jitter Encoded Clocking for High Speed ADCs Using the ADF4002 PLL

This article discusses a design example using the ADF4002 frequency synthesizer to generate a very low-jitter clock to control sampling on Analog Devices’ AD9215 ADC.
Syndicate content

Who's new

  • fernand
  • Ligrock
  • paolo_0665
  • chanuei
  • JM
  • samsilva77
  • araghube
  • stoll
  • mt
  • orionkw

Who's online

There are currently 0 users and 99 guests online.